Abstract-An approach capable of identifying the locations of distributed small delay defects, arising due to manufacturing aberrations, is proposed. It is shown that the proposed formulation can be transformed into a Boolean satisfiability form to be solved by any satisfiability solver. The approach is capable of providing a small number of alternative sets of potential defective segments, and one of the solutions is the actual defect configuration. This is shown to be a very important property toward the effective identification of the defective segments. Experimental analysis on International symposium on circuits and systems and International Test Conference benchmark suites show that the proposed approach is highly scalable and identifies the location of multiple delay defects.
I. INTRODUCTION

D
ELAY defects add enough excess signal-propagation delay along any path which could then lead to an invalid response when the device operates at a targeted frequency. Different delay fault models exist among which transition delay fault and the gate delay fault models are effective in detecting gross delay faults on single gate segments. The path delay fault (PDF), on the other hand, is effective in detecting distributed small delay defects (SDDs) through an accumulation of several SDDs appearing on different gate segments. The more difficult diagnosis problem is to deconvolve of the sources of SDDs along any failing path and to identify the distribution of such SDDs in a given defective circuit. Diagnosis of SDDs is a crucial task, especially since SDDs tend to become more prevalent as technology scales [1] .
Processes in a set of fabricated devices are expected to exhibit normal variations, which tend to be systematic due to the spatial correlation of processes. Such systematic variations can be captured by performance screening ring oscillators (PSROs) embedded in various areas of the die. Any process window that could be performance limiting can be quickly identified and fixed through process control or redesign. However, the continued shrinking of gate and interconnect dimensions has made it difficult to maintain good manufacturing precision leading to a surge in random process variability and spot defects, which we call manufacturing aberrations. Such aberrations include random dopant fluctuations, line edge roughness, local oxide thickness variation, variations in interconnect width, defective vias or contacts, incorrect standard cell characterization, and other resistive delay defects.
The traditional diagnosis tools for such defects have focused on returning a list of suspect candidates. A few methods go a step further in prioritizing the list of suspects. However, no diagnosis tool can guarantee an optimal prioritization of suspects. As the name suggests these are suspects and the true defects have to be determined through, often manual, failure analysis. Failure analysis includes physical inspection using an electron microscope which may detect any physical defects (such as broken vias or metal shorts/opens). SDDs can also be caused by random process shifts which cannot be observed by optical inspection and therefore, requires other empirical or characterization-based methods. This may also include methods such as in [2] that use current sensing techniques to measure delays of gate segments in the circuit.
Failure analysis is carried out on each segment in the list sequentially starting with the top ranked segment until all actual defects are uncovered. Failure analysis is labor intensive and therefore, it is necessary to have a very precise prioritization of suspects. However, for a precise prioritization of segments the diagnosis tool must explore the complete solution space. If the defective behavior affects a large fraction of chips then a silicon respin is warranted. It is, therefore, preferable to identify a large set of defects in any given diagnostic effort in order to limit the number of respins.
In a given defective circuit, the set of potential defects consists of all segments along paths whose measured delays are greater than the expected delays. Let P represent the set of potential defects. One does not have prior knowledge of the number of defects present in the circuit and therefore the set of actual defects can be any one of the 2 |P| subsets of P. This represents the complete solution space for any diagnosis tool. The size of this solution space can be prohibitive if the number of potential defects is very large. The goal of a diagnosis tool is to prune the solution space and reduce it to be feasible for failure analysis. It is common that diagnostic approaches rely on the PDF model to measure path delays and characterize observed excess delay along paths. Under the PDF model, the delay along a path is due to the propagation of a transition along the path and it is assumed that the propagation delay is the same under any input pattern assignment that ensures a transition along the path. Different types of sensitization criteria exist which can guarantee that the delay measured along a path is truly due to propagation of events along the target path [3] - [5] . Such methods measurably sensitize a path.
Approaches in [6] and [7] rely on specially fabricated paths which are assumed to be defect free, and [6] measured delays along them for post-silicon diagnosis of segment defects. However, such assumptions may not always hold. In this paper, we consider diagnosis in the absence of such hardware overhead and associated assumptions.
The approach in [8] and [9] addresses the problem of isolating defective segments using path delay measurements. In particular, [8] relies on linear programming (LP) formulation where inequalities are formed for the segments as well as the paths. Different instances of LP formulation, each using a different failing path as the objective function, is solved and a ranking of the potential defective segments is derived. Jang et al. [9] improved the run time in [8] by using only one objective function that minimizes the Euclidean distance between the calculated post-silicon segment delays and the expected segment delays. However, the diagnostic resolution of [9] is lower than that of [8] .
Chen and Liou [8] and Jang et al. [9] measure paths and add constraints based on these measurements in order to prune the solution space. Furthermore, to identify a unique list of suspects and prioritize the suspects they employ an optimization objective.
The approach in [8] measures a set of critical paths and the approach in [9] measures a set of linearly independent paths. Chen and Liou [8] use an LP formulation and the objective is to maximize the sum of the segment delays on a failing path. The process is repeated for all/many failing paths. The constraints in this LP formulation correspond to measured delays of critical paths, one constraint per measured path. Each LP problem calculates a value for all the segments in the system. In the presence of multiple defects there will be several failing paths. The LP formulation with one failing path as the optimization objective drives the solver to a different corner of solution space for each path. The LP problem must be solved for a large number of failing paths, especially in the presence of higher number of defects, in order to achieve an acceptable diagnostic resolution. Segments that participate less frequently in the measured critical paths are not well constrained. The solver may allocate significantly higher delay values (more than the actual delay) on such segments and, subsequently, this may result in decreased diagnostic resolution.
The approach in [9] uses measured delays of linearly independent paths and tries to de-convolve the post-silicon delay of each segment while minimizing the deviation from a predetermined timing model. The authors are focused on identifying a unique configuration of defects that justify the shift in the post-silicon timing behavior. The set of linearly independent paths is not unique and, therefore, the solution provided by Jang et al. [9] is only unique to the set of measured paths but not unique to the defective chip at hand. As a result, if the defective segment participates less frequently in the set of measured paths diagnostic resolution will suffer, and in the presence of a higher number of defects in the system the impact may be severe.
An approach capable of identifying the locations of distributed SDDs, arising due to manufacturing aberrations, is proposed. It is shown that the proposed formulation can be transformed into a Boolean satisfiability form to be solved by any satisfiability (SAT) solver. The approach is capable of providing a small number of alternative sets of potential defective segments, and one of the solutions is the actual defect configuration. This is shown to be a very important property toward the effective identification of the defective segments. The work in [10] presents a preliminary version of this paper which had limitations on the possible defect size of the segments. The approach presented in this paper lifts such limitations.
The proposed method takes a holistic view. First, it prunes the solution space using a given set of measured paths through systematic path selection. Second, it identifies a small set of alternate potential defect configurations, one of which is the actual defective configuration. Finally, it prioritizes the suspects by considering the collection of defect configurations. It is shown that the actual defect configuration can be identified with fewer inspections as compared to the existing approaches.
This paper is organized as follows. Section II presents the proposed method and it is shown that it is capable of returning the exact defective configuration as one of the many alternative solutions. Section III presents methods to generate the Boolean satisfiability formulations. Section V demonstrates the impact of the proposed approach using experimental evidence on established benchmarks. It is shown that the proposed method returns a short list of alternative defective configurations and that this property succeeds in identifying the faulty segments with reduced number of inspections. Section VI concludes.
II. ILP FORMULATION THROUGH DISCRETIZATION
The proposed formulation uses a discretized (integer-based) approach to characterize the potential defect size along a small set of measured paths and, subsequently, identifies the potential size of SDD on various gate segments in the defective circuit. It identifies alternative configurations of defective segments and one such configuration points to the exact distribution of SDDs in the given defective circuit.
The source of excess delay in a given defective circuit could be pattern dependent factors such as crosstalk, power supply noise, IR drop etc., or pattern independent factors like random process shifts, spot defects etc. As in [8] and [9] , this paper focuses on pattern independent defects. Any diagnosis effort is preceded by the observation of some failure and any information from that failure is passed on to the diagnosis effort. The proposed diagnosis approach needs a seed in the form of a small set of measured paths that contain the potential defects. This seed is denoted by M. In our approach, we select a set of measurable paths that cover each pin-pin gate segment at least once, which is akin to the path cover of a directed acyclic graph (DAG).
Flanigan [4] and Flanigan and Tragoudas [11] proposed an effective approach to identify a set of linearly independent measurable paths. The initial set of paths M in the proposed approach is a subset of the paths identified by [4] and [11] . Lesser and Shedletsky [12] show that the size of the set of linearly independent paths increases at most linearly with the increase in the circuit size.
The data from PSROs embedded in the die helps determine the process corner for the given device. Based on this process corner we identify/characterize the standard cell timing library which is then used to perform a gatelevel simulation under the pattern that measurably sensitizes the path. The same pattern is applied on the automatic test equipment (ATE) to measure the path delay on silicon.
Each path in M is measured by applying a pattern that guarantees measurable sensitization. A path is measured on the ATE by sampling the clock at successive intervals of a granularity which corresponds to the precision of the ATE and is the smallest observable defect size. The excess delay measured along any path can be represented in multiples of .
Consider a path p with m gates segments {g 1 , g 2 , . . . , g m }. Let D(p) be the simulated delay and T(p) be the measured delay along path p. The excess delay along path p, which is the difference between the measured delay and the estimated delay, is expressed as
A linear integer constraint g 1 + g 2 + g 3 . . . + g m = r is formed for path p, where r is a constant integer value. Such equations are referred to as path equations. The variables in path equations correspond to the gate segments along the respective paths and integers on the right hand side correspond to the observed excess delay along the respective paths.
Example 1: Consider, segments X1, X4, X7, and X10 in the circuit of Fig. 1 to be defective. This circuit has 11 measured paths. The method starts by measuring the delay of a subset of them which are listed in Table I with their expected, measured, and excess delays.
Without loss of generality, it is assumed that rising and falling transitions at any gate segment exhibit similar delay behavior. The method can accommodate different delays when each gate segment is represented by two variables, one for rising transition and one for falling transition.
In our example, we assume that = 0.25. Fig. 2 lists the path equations of the seven paths listed in Table I . One can observe from this list that all segments except X2 and X8 are potential defects because those segments participate in at least one path with observed excess delay.
Without specifying any optimization objective and by insisting that all variables must be 0 or greater, an integer linear program (ILP) solver is called iteratively to generate all possible solutions to this set of constraints. The following lists all alternative solutions derived for the path equations in Fig. 2 :
Each solution represents a possible SDD distribution in the given circuit and variables that are assigned nonzero integer values represent potential defects.
The first solution indicates that the segments X1, X4, X7, and X10 have a defect of size 1 unit each. The second indicates that X1, X5, and X6 each have a defect of size 1 unit and X7 has a defect of size 2 units. The same analogy applies for the rest of the solutions. Table II shows the initial list of prioritized suspects where the suspects are prioritized based on the number of solutions in which they participate. The suspect participating in most number of solutions receives the highest priority. This is an intuitive way of prioritizing the suspects. A suspect that participates in several solutions exhibits an increased probability of being the actual defect because the delay on this segment justifies the observed delay behavior under many scenarios of defect distribution.
The suspects are inspected starting with the highest priority segment, as shown in Table II . If, on inspection, a suspect is determined to be not defective then all corresponding solutions are invalid and other suspects that participate only in such solutions are pruned out from the list of suspects. On the other hand, if the suspect is identified as an actual defect then only solutions which contain the segment are valid and other suspects which do not participate in these solutions are pruned out. This way, one can resolve the actual set of defects from the given list of suspect candidates with fewer inspections.
The set of path equations modeled in Fig. 2 assume that there are no defects that speed up a gate segment. Speed up on gate segments can be a concern on paths that do not exhibit any excess delay. Consider the path {X2 + X9}. The segment X9 participates in other paths that exhibit excess delay and, therefore, X9 may have a potential delay defect of 1 × . However, the gate segment X2 may have a speed up greater than 1 × and thus, could mask the defect on X9 along path {X2 + X9}. This results in a constraint X2 + X9 = 0 which forces an assignment of 0 to X9 and renders this segment defect free. In order to account for such scenarios we rewrite the path equations in Fig. 2 as shown below in Fig. 3 .
Segments X2 and X8 do not participate in any other measured path that exhibits excess delay and, therefore, these segments can be pruned out. Segments X9 and X12, on the other hand, are represented through inequality constraints X9 ≤ 1 and X12 ≤ 2, respectively, that upper bound the possible defect sizes on these segments. The upper bound is the minimum of the observed excess delay through the respective segments. The above constraints are not included in the list shown in Fig. 3 because they each contain only one segment and such constraints are implicitly expressed through other constraints in Fig. 3 . We only include constraints containing more than one segment.
The set of path equations listed in Fig. 3 have 26 different solutions. In other cases, enumerating all possible solutions may be prohibitive. Section IV presents a complementary approach which systematically selects paths for measurement. It is shown how to prune the solution space and reduce the number of solutions generated.
III. SOLVING THE ILP WITH BOOLEAN SATISFIABILITY FORMULATION
In the previous section, the problem of diagnosing defective gate segments has been modeled as an ILP. However, ILP solvers are slow and not scalable. Moreover, the proposed formulation requires several alternative solutions so as to make well informed predictions on the location of defective segments. To generate several solutions from an ILP solver it must be restarted several times by adding new constraints to prevent previous assignments.
All-SAT solvers, on the other hand, are capable of providing several satisfying assignments without the need to restart for each solution. They can learn from previous conflicts and therefore, quickly derive subsequent solutions. To our knowledge we have not come across an ILP solver that can do this as efficiently as currently available SAT solvers.
A conjunctive normal form (CNF) is a function formed by the conjunction of clauses. Each clause in turn is a disjunction of literals. A literal is a binary variable in its negated or nonnegated form. The CNF is satisfied if there exists a Boolean assignment for each SAT variable such that all the clauses in the CNF evaluate to a Boolean "1" or "TRUE" value.
Each SAT variable corresponds to a gate segment in the circuit. The presence/absence of a defect on a gate segment is determined by a 1/0 assignment to the corresponding SAT variable. A single satisfied SAT variable for a gate segment represents a unit of defect because of the binary nature of the SAT variable. In order to represent potential defect sizes greater than 1 we introduce additional variables that map to the same gate segment. We refer to this as variable replication. Consider a gate segment g. The number of SAT variables corresponding to g is given by the minimum r.h.s value of the path equations (see Fig. 2 ) containing g. This is because the potential defect size on a gate segment cannot be greater than the minimum excess delay observed along any of its measured paths. In any given solution if m variables corresponding to g are set to 1 then the defect size on g, as per that solution, is m × .
Consider the following path equation from Fig. 3 :
In this case, two SAT variables X7 1 and X7 2 are mapped to gate segment X7 because X7 is present only in equations where the value on the right hand side of the path equation is 2. Similarly, two SAT variables are mapped to segment X12. It is observed that the variable X4 participates in equations where the right hand side is 1, which indicates that any assignment to X4 should not be greater than 1. We rewrite the above equation as
The above expression is now in the form of a Boolean cardinality constraint [13] . A general expression for cardinality constraints is
where k is a natural number, # ∈ {<, ≤, =, >, ≥}, and x 1 . . . x n ∈ {0, 1}. A constraint x 1 +. . .+x n = k is satisfied/true only if exactly k of the n variables have value 1. By performing appropriate variable replication we can represent each path equation in Fig. 2 as a Boolean cardinality constraint.
Each Boolean cardinality constraint is encoded into a set of clauses and the final CNF is obtained through a conjunction of the clause sets corresponding to all given constraints.
The traditional method for encoding a Boolean cardinality constraint of the form x 1 + . . . + x n ≤ k involves explicitly generating n k+1 clauses with k + 1 negated literals. Such a clause set would prevent more than k variables from being simultaneously assigned 1. The clause set is expressed as follows:
For a constraint of the form x 1 +. . .+x n ≥ k we would need n n−k+1 clauses with n −(k −1) positive literals. Such a clause set would ensure that less than k variables are simultaneously assigned 0. The clause set is expressed as follows:
Finally, for each constraint of the form x 1 + . . . + x n = k an aggregate of the above clause sets should be used which is expressed as follows:
For example, the traditional approach generates 15 clauses for the following constraint:
Specifically, the CNF generated for the above constraint is as follows:
Asín et al. [13] and Sinz [14] provided even more efficient encoding schemes which generate only O(n · log 2 k) and O(n · k) clauses, respectively, that in practice allow for linear time translation of cardinality constraints to CNF.
As mentioned earlier, variable replication is carried out in order to identify configurations with different defect sizes at any segment. Additional clauses must be added to describe the relation between the variables that map to the same segment. Otherwise, the solver treats these variables as independent and returns several redundant solutions. For example, consider the following four variables that map to segment X7:
For the delay size of 1 unit on X7, the ALL-SAT solver will generate four solutions, one with each of the four variables. For a delay size of 2 units, the ALL-SAT solver generates a solution for every combination of 2 out of the 4 variables, and so on. It is necessary to describe a relationship between these variables such that only X7 1 is assigned 1 for a unit defect and 
only the combination {X7 1 , X7 2 } is assigned 1 for a defect size of two units. This is achieved by adding the following set of clauses:
Our proposed method consists of three parts. First, the path equations corresponding to the set of measured paths are generated and translated into Boolean cardinality constraints. Second, Boolean cardinality constraints are encoded into clause sets. Third, the CNF obtained as the aggregate of all clause sets is solved using an SAT solver to obtain several alternative solutions.
Algorithm 1 describes the procedure to generate the CNF corresponding to a given set of measured paths M. Lines 4-10 generate the path equations corresponding to the set of measured paths M and records the number of SAT variables required per segment. Each segment l may participate in many path equations. Let L[l] denote the minimum integer value on the right hand side on all equations that contain this segment. This information is later used to determine the number of variables corresponding to each segment in the Boolean cardinality constraint.
Lines 12-14 translate each path equation to a Boolean cardinality constraint through appropriate variable replication and mapping for each gate segment in the path equation.
In lines 15-17, each Boolean cardinality constraint is encoded into a set of clauses using the efficient encoding schemes presented in [13] and the final CNF M is generated.
This procedure is carried out for all equations listed in Fig. 3 and the resultant CNF formula is provided as input to the SAT-solver.
IV. PATH SELECTION TO PRUNE THE SOLUTION SPACE
The proposed approach identifies a set of measurably sensitizable paths [11] that cover all the segments in the circuit. For each path p there is a pattern T that sensitizes p and the measured delay is the propagation delay along p. By measuring this set of paths one can get an initial indication on the segments that are potentially defective, which are segments that participate along paths exhibiting excess delays. A segment is considered defect free if no excess delay is observed on any measured path through the segment. Furthermore, if a potential defect does not participate in any of the solutions from the ALL-SAT solver then it is moved to the defect free set. This is valid because the constraints based on the observed excess delays do not justify a defect on that particular segment.
The constraints based on the initial set of measured paths (usually small) may not appropriately restrict the solution space and therefore, the ALL-SAT solver may generate a large number of alternative solutions. In order to reduce the number of alternative solutions from the ALL-SAT solver we propose a systematic path selection approach. In this approach, new paths are selected for measurement in order to introduce additional constraints on the current set of potential defects. This set of additional constraints render certain combinations of potential defects illegal and therefore, reduce the number of alternative solutions.
In order to introduce appropriate constraints, we need to find additional paths such that each path covers many suspect segments. This is analogous to the problem of finding the longest path. The procedure is repeated until the number of solutions can be reduced to a desired number or a feasible number of paths are measured.
In the following, we describe an algorithm that systematically prunes the solution space and returns a set of enumerable alternative solutions (defect configurations).
The inputs to Algorithm 2 are ζ , a DAG containing all measurable paths in the circuit, M, the initial set of measurable paths and Max_path, the limit on the number of paths that can be measured. The output of Algorithm 2 is the final set of solutions and the prioritized list of suspect segments.
The initial set of paths must cover all gate segments in the given defective circuit. Otherwise, diagnosis will identify actual defects only among the segments covered in the initial set of paths. Algorithm 2 limits the number of paths that need to be measured. It is less time consuming to measure fewer paths over multiple ATE runs rather than measuring a large number of paths in few batches.
Line 2 in Algorithm 2 calls the function GenerateCNF() (Algorithm 1) to generate the CNF corresponding to the initial set of measurable paths M. In line 3, the function PotentialDefects() identifies the paths with excess delays and returns the collection of segments that belong to such paths. Line 4 removes the measured paths in set M from ζ . In line 5, the suspect set S is initialized with the initial collection of potential defects.
Lines 6-19 in Algorithm 2 undertake the task of pruning the solution space and reducing the number of alternative solutions 
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S ← PrioritizedSuspects(Sol) 24 return Sol, S (potential defect configurations). This process is carried out as long as the number of measured paths is less than a predetermined limit (Max_paths). In line 7, F is a set of fault free segments. Lines 8-12 identify the segments in PD that do not participate in any solution under the given constraints and adds them to F . The function SetVariable(), in line 9, creates a unit clause with a positive literal corresponding to the given variable. Adding such a clause ensures that we obtain solutions that set the variable to 1.
For example, consider X1 is a potential defect because it participates in at least one path with an observed excess delay. Using the system of constraints generated from the set of observed path delays we try to determine if there exists any configuration (SAT assignment) where an excess delay on X1 justifies the observed excess delay on the measured paths. In order to find such an assignment we generate an alternate CNF by adding the clause "(X1)." A satisfying assignment to such a CNF must set X1 to 1. If this CNF is unsatisfied then X1 is excluded from the set of potential defects. On the other hand, if the CNF is satisfied then X1 is retained in the set of potential defects because there is at least one configuration (SAT assignment) that justifies the observed excess delay on the measured paths. Line 13 removes the newly identified fault free segments from the set of suspects. Line 14 in Algorithm 2 identifies a set P of one or more measurable paths such that each path covers the maximum number of the suspect segments. This is analogous to identifying the longest paths in ζ using a weight 1 for the segments in S and weight 0 for all other segments. Line 15 identifies the potential defects along the newly selected paths in P. Line 16 updates the set of measured paths M with paths in P and line 17 removes P from ζ . Line 18 generates the CNF corresponding to the paths in P. Line 19 adds the new set of constraints in CN F P to CN F.
Line 20 identifies equivalent segment classes (ESCs) in the set of measured paths M. Two or more segments are in the same ESC if and only if they belong to the same paths in M. The segments in each group are combined and are represented as one entity. M ESC is the set of paths expressed using equivalent classes. Line 21 generates the CNF corresponding to M ESC . The segments of an equivalent class are interchangeable in any given set of solutions and therefore, by identifying the ESCs we can prevent a blow up in the number of alternative solutions. Also, the number of variables and clauses in the system are reduced which results in a considerable speed up when all satisfying assignments are desired. The concept of ESC is similar to that of the indistinguishable segments in [8] . Chen and Liou [8] provided linear time algorithms to identify all indistinguishable segments in a given set of paths. Similar procedures can be applied to identify ESCs.
For example, consider the expressions listed in Fig. 3 . Observe that the segments X1 and X9 are an ESC because they do not appear individually in any other expression. Let X 1,9 denote this ESC. Therefore, the set of solutions involving X1 and the set of solutions involving X9 are duplicate sets when X1 and X9 are interchanged. The same holds for segments X7 and X12 that define ESC X 7, 12 . The expressions in Fig. 3 are rewritten using ESC variables as shown in Fig. 4 .
In line 22, CN F is input to the ALL-SAT [15] , [16] solver and all satisfying assignments are obtained. Function PrioritizedSuspects(), in line 23, returns a prioritized list of suspects for inspection. The suspect which participates in the most number of solutions is assigned the highest priority.
Each solution generated by the SAT solver uniquely describes the distribution of defects in the circuit and one of the solutions points to the actual defect distribution in the circuit. If a segment participates in many solutions then this segment has a high probability of being defective. This justifies the prioritization of suspects based on the frequency of their participation in solutions. In Section V, we provide results based on empirical analysis to validate this heuristic.
The following illustrates Algorithm 2 with an example continued from Example 1 in Section II.
There are no ESCs in the expressions of Fig. 2 . The total number of solutions for the set of equations in Fig. 2 is 5 . We measure one additional path {X3 + X6 + X11} which contains the most number of potential defects. No excess delay is observed along this path. The corresponding constraint {X3 + X6 + X11 = 0} is introduced, which results in just 1 solution, i.e., {X1 = X4 = X7 = X10 = 1}. Note that this corresponds to the actual defect distribution in the circuit of Fig. 1 . All solutions containing one or more of the segments from the newly measured path are now illegal because the constraint based on the newly measured path forces a value 0 on each of the path's segments.
The scenario for the expressions listed in Fig. 3 considers that fast segments may exist on the paths where no excess delay is observed. The number of solutions for the expressions listed in Fig. 3 is 26. Table III lists the new constraints added to the system and the resultant number of solutions. Column 1 lists the constraint corresponding to the measured path, column 2 lists the number of solutions with pin-pin (gate) segments, and column 3 lists the number of solutions after identifying ESCs and rewriting the expressions.
The constraint in row 1 of Table III corresponds to the measured path {X3 + X6 + X11}, which showed no excess delay. The right hand side of this constraint is the maximum delay defect that could have been masked due to the presence of fast segments along the path. The amount of delay defect that can be masked is at most equal to the minimum observed delay defect of any segment along the path. The vector L in Algorithm 1 records the minimum observed delay defect for each segment.
The constraint in row 2 of Table III corresponds to measured path {X3 + X7 + X12} with the most number of potential defects. This path exhibited an excess delay of 1 unit. The following list alternative potential defect configurations:
When considering ESC, we list only one defective configuration X 1,9 = X4 = X 7,12 = X10 = 1.
Within each suspect ESC, segments that appear only along paths with observed excess delays receive higher priority than segments that participate in paths with no observed excess delays. For example, in the suspect ESC X 1,9 , segment X1 has higher priority than X9 (see Table I ). Similarly, in X 7,12 , X7 has higher priority than X12. To measure the effectiveness of the diagnostic approach, Chen and Liou [8] and Jang et al. [9] The computation of FHR is analogous to computing the ratio of number of inspected gate segments to number of actual defective gate segments. Failure analysis has to individually probe the different gate segments in each ESC until the actual defective segment is located. Within each ESC, all gate segments have equal priority, and, therefore, in the worst case all gate segments in the group may have to be inspected. However, as shown in our experimental analysis (Section V), the average number of segments in each ESC is less than the average number of segments in each group of indistinguishable segments, as identified by [8] . As a result, with the proposed systematic path selection approach overall fewer gate segments need to be inspected.
V. EXPERIMENTAL EVALUATION
Experimental evaluation was performed on circuits from International symposium on circuits and systems (ISCAS) and International Test Conference (ITC) benchmark suites. Experiments were conducted on a Linux machine with Intel Xeon processor and 24 GB memory. The netlist parser and test generation programs were written in "C++." Python scripts were used to generate the Boolean constrained CNF and prepare the center for discrete mathematics and theoretical computer science file (input to SAT solver). The CNF SAT problem was solved using Minisat 2.2 SAT-solver [17] . Minisat is not an ALL-SAT solver, but we generated a version capable of returning all satisfying solutions. It is important to note that the number of defects injected in this analysis scales with the size of the circuit and is much higher than the number of defects considered by previous approaches [8] , [9] in their evaluation.
In our experiments, all circuits were technology mapped to a 45 nm library [18] and (ATE resolution) was set to 10 ps. We generated 1000 instances of each circuit and multiple defects were simultaneously injected at random locations. The number of injected defects was chosen based on the size of the circuit. For each instance we randomly sample a value less than 0.5% of the number of gate segments in the circuit and that many defects were injected in the circuit. The size of each defect is drawn from a uniform distribution in the range 10-30 ps.
Strong robust, robust and advanced delay measurable sensitization techniques, as in [5] and [11] , were used to identify the set of measurable paths in each circuit. Table IV lists the results of the proposed approach for different ISCAS and ITC benchmarks. In particular, column 1 lists the circuit name, column 2 lists the average number of defects injected per instance of each circuit (rounded to the nearest integer). Column 3 lists the average initial number of potential defects, i.e., the number the segments that belong to paths exhibiting excess delays. Columns 4 and 5 list the initial set of measured paths and the additional paths measured per circuit, respectively. The additional paths of column 4 were selected using Algorithm 2, the systematic path selection approach, described in Section IV. Column 6 lists the average number of suspects in the prioritized list returned by Algorithm 2. Column 7 lists the average number for the final set of defect configurations obtained after forming constraints based on the sum total of measured paths listed in columns 4 and 5. The complexity of satisfiability problems usually depends on the number of variables and clauses in the CNF. Columns 6 and 7 list the average number of variables and clauses generated by the proposed approach.
The solution space pruning as a result of additional constraints in the system is illustrated in Fig. 5(a) and (b) , which show a decreasing trend in the number of solutions with an increasing number of measured paths. Fig. 6 shows a decline in the number of suspects as the number of measured paths increases.
For comparison, we also implemented the approaches in [8] and [9] . The results of the comparative study are presented in Table V. In the proposed approach, the suspect list is the set of all segments which received a 1 (True) assignment in at least one of the many solutions obtained from the SAT solver. Furthermore, each segment is prioritized based on the number of solutions in which it participates. The segment which participates in the most number of solutions receives the highest priority. The approach in [8] solves one LP problem for each failing path and computes segment delays in each problem. The segments are then prioritized based on the maximum deviation of the computed delays from the predetermined fault free lower bound. The approach in [9] solves just one L2-norm problem and calculates the deviation in segment delays with respect to a given timing model. The segments are then prioritized based on the deviation.
In Table V, and runtime with the systematic path selection approach as described in Section IV. The limit on the additional measured paths is listed in column 4 of Table IV. Fig. 7 shows the improvement in FHR with additional measured paths for all circuits.
In Table V , observe that the proposed method with just the initial set of paths M, listed in columns 3 and 4, delivers an FHR with 2× improvement over [8] and is, on average, 12× faster. It is just as fast as [9] but records a much superior FHR. The proposed approach with Algorithm 2, listed in columns 5 and 6, outperforms all other approaches in terms of FHR by achieving values very close to the coveted number, i.e., 1. It is up to 4.5× faster than [8] but is slower than [9] by 3.4×, on average. It is important to note that the swiftness of [9] as an automation tool does not translate to time saved during failure analysis due to its inferior FHR.
As mentioned in Section IV, ESCs are similar to the indistinguishable segments in [8] . The approach in [8] does not select additional paths and identifies the indistinguishable segments along the initial set of paths. Our approach in Algorithm 2, however, applies equivalence properties on segments after pruning the solutions space with additional constraints. This helps break the equivalence among segments and therefore, provides a higher resolution when identifying the actual defects among the indistinguishable/equivalent segments. Fig. 8 shows that with Algorithm 2 the average number of gate segments in each ESC is always smaller when compared to [8] , especially for large scale circuits.
We also experimented with different prioritization of suspects for inspection. We used three sets of random prioritization of suspects and an order of prioritization which is a reverse of the proposed order. Fig. 9 presents the results for different orders along with the proposed order on a few of the larger circuits from the ITC'99 benchmark suite. In Fig. 9 , one can observe that the proposed order of prioritization consistently produces the lowest FHR. Fig. 10 shows the relation between defect size and . Notice that the FHR stabilizes when the defect size is greater than .
When the defect size is less than the resolution defects are only observable as a cumulative effect of multiple defects along the same path and single defect may not be observable on measured paths. As a result, it will be harder to locate the defective segments among several suspects. But this limitation exists for any diagnostic approach.
VI. CONCLUSION
A diagnosis methodology to detect locations of distributed SDDs, with the best possible diagnostic resolution, has been proposed. It is shown that the proposed formulation can be transformed into a Boolean satisfiability form to be solved by any off the shelf SAT solver. The approach is able to identify additional paths for measurement in order to further prune the solution space and provide an appropriate prioritization of segments for failure analysis. The approach has been shown to be scalable and can handle a large number of multiple defects. It is shown that the faulty segments are identified with a very high resolution.
The proposed approach as well as the previous approaches [8] , [9] benefit from precise delay measurement but there is no specific restriction as to how the delay measurements are obtained. Katoh et al. [19] and Sadi et al. [20] proposed techniques to measure paths delays using on-chip apparatus which may eliminate the need for an ATE. Although these techniques are accompanied by area overhead, they can facilitate a quick and automated method for performing path delay measurements.
